Abstract -In this paper, a new fast peak detector for single or three-phase unsymmetrical voltage sags is proposed. The proposed detector is modified from a single-phase digital phaselocked loop based on a d-q transformation using an all-pass filter (APF). The all pass filter generates a virtual phase with 90
I. INTRODUCTION
Power quality issues have been studied substantially in recent years because of considerable penetration of renewal energy system and growing interests for smart grid. In particular, voltage sags can cause expensive downtime, and voltage sags are defined as a decrease in root mean square (RMS) voltage below 0.9 pu of nominal voltage at the power frequency for durations from 0.5 cycles to 1 min [1] . The sag phenomenon are caused by atmospheric discharges, transformer energizing, short circuits, turning on of motor, high power loads, soldering machines, and arc furnaces. Some of the consequences of these perturbations are the interruption of industrial processes, which are leading to high economical losses; erroneous functioning or tripping of equipments, bad quality or damage of products, long restart times and even permanent damage to equipments [2] .
Many researches in recent years have focused on the performance evaluation of mitigation devices [3] - [4] . Generally, the RMS method is used to detect the sag before the mitigation initiated. The disadvantage of this method is that a window of historical data has to be obtained, processed and then only can a mitigation signal be sent to the hardware. Limitations associated with the RMS method are discussed in [5] - [6] . Because of using a low-pass filter and instantaneous reactive power theory to extract the sag, this method is complex for implementation in a digital signal processor. A method for determining the start and end time of a sag using wavelets is presented in [7] . This is done to verify a proper breaker operation after the sag occurred. In addition, mitigation devices such as sag/swell compensators and dynamic voltage restorer (DVR), where the basic principle is to inject a voltage in series with the supply when a fault detected, are proposed by using the above methods [8] - [11] .
The aim of this paper is to propose a fast peak value calculation method for rapid voltage sag detection and the method uses a modified all-pass filter (MAPF). The proposed fast peak detector employing the MAPF can calculate peak value quickly even when voltage sag occurs around zero crossing. In order to confirm the effectiveness of the proposed fast peak detector, both simulation and experiment have been carried out by using PSIM and DSP controller, respectively.
II. PROPOSED FAST PEAK DETECTION ALGORITHM

A. CONVENTIONAL PEAK DETECTOR WITH ALL PASS FILTER
In general, the traditional hardware based peak voltage detector with diodes, a capacitor, and a resistor is used as a voltage sensing circuit. When its input signal is decreased, the capacitor voltage is discharged through the resistor, and when increased, the capacitor voltage is charged directly. Therefore, the charging speed is faster than the discharging one. Reducing the resistance increases the discharge speed. However, the ripple voltage of the detected signal is increased, making the signal difficult to use. Therefore the software based peak voltage detector was shown as growing hardware performance. First, the RMS method was introduced in [12] and then, similar peak detectors are released for power system [1] Recently, digital phase-locked loop (DPLL) has been widely used, because DPLL is simple and inherently detects not only phase but also peak voltage. Fig. 1 shows the block diagram of conventional DPLL, which uses d-q transformation with allpass filter (APF). APF generates a virtual phase, which is 90 0 phase lag from the measured grid voltage [13] . The virtual phase V qs , can be obtained from the measure grid voltage V ds =V grid by using the APF in discrete-time domain as follows:
V qe (k) is equal to V peak calculated from equation (3) in the conventional DPLL. As shown in Fig 2, Fig. 3 , the original voltage falls down but virtual voltage rises up. It means that the peak detector in the conventional DPLL delivers a wrong result during a relatively long transient interval. Therefore, a modified all pass filter (MAPF) is proposed in order to avoid the mentioned problem. 
B. Proposed Modified All Pass Filter
As described in the previous section, the transient interval caused by APF makes a longer phase detection time, and it takes time to stabilize and lock the phase of grid voltage.
MAPF is proposed for a faster detection of peak voltage and grid voltage phase compared with APF. MAPF is very simple technique because of checking only the grid voltage variation. Fig. 4 shows the phasor diagram of grid voltage in reference frames, where V ds is the d-axis component with the same magnitude and phase as grid voltage, V qs is the virtual q-axis component, which is generated by using APF from grid voltage. V de , V qe are voltage components in synchronous frame.
It is different from APF-based method; the virtual q-axis voltage component is generated from difference between the current and previous value of d-axis voltage component in stationary reference frame as shown in (4) and (5): Then, root mean square value ΔV RMS which is a RMS value of grid voltage at the normal condition and updated in every one hour, is defined as:
ΔV ds is compared with ΔV RMS and if ΔV ds (k) > +ΔV RMS or ΔV ds < -ΔV RMS , which indicates that sag occurs, the sag can be detected as illustrated in Fig 5. At the moment of detection, DPLL uses MAPF instead of APF. When sag is recognized, implementation of MAPF in discrete-time domain is:
By using MAPF, the inversely varying virtual voltage can be avoided. In this case, V de value has smaller step change than in case of APF. Because of these reasons, this technique is very simple but has a better performance when detecting peak voltage and phase tracking based on DPLL. 
C. Proposed fast peak detector
New fast peak detector is a very simple algorism and inherently works well under sag generation in any phase. Most of conventional peak detector methods have time delays such as RMS method (2-9ms) [12] ; hybrid KF-RMS method (0.5-4ms) [2] ; the latest paper is shown 2ms delay for DVR [11] ; other methods have a delay of 1-4ms [1] and the maximum delay is generated around phase 0 0 or 180 o for all methods. The proposed fast peak detector decreases average detection delay within 0.5 msec in any phase; just a 3-5 cycles sampling time are needed.
In order to make ΔV ds has the same value as grid voltage, V grid is a ratio of V qe (k-1) to ΔV RMS as (8) can be used.
Where V qe (k-1) is the one step ahead value of V qe (k), made by using synchronous reference frame, and ΔV RMS is from (6) .
V qs (k) is similar as the original APF value but V qs (k) does not make the inverse value problem when sag occurs; therefore V peak by using the proposed fast peak detector of the grid voltage is derived in (11).
Fig 6 shows block diagram of new fast peak detector where cos(θ) and sin(θ) are generated from DPLL. In simulation, the low-pass filter does not need to be used because of no hardware impact. This block diagram is designed for experimental test. In experiment, this low pass filter is embedded in DSP micro controller for detecting peak voltage. Finally, Fig.7 shows the overall block diagram of proposed fast peak detector 
D. Extension to three phase peak detector
Sag/swell compensator and DVR need to detect peak voltage for compensating voltage sag. But it is difficult to detect voltage sag per phase in three-phase system. This section shows how can adopt proposed method into threephase system. The important thing is this proposed detection algorithm cannot be applied to all three phases of system because it cannot detect all of phase voltage at the same time.
In the other words, if one phase peak voltage can be obtained by using this algorithm, the peak voltages of other two phases have a different voltage values because of the following relationship in balanced voltage case (12) .
Finally, the proposed algorithm cannot be adopted into three-phase three-wire systems but the three-phase four-wire system because of using ground. So in this paper, both simulation and experimental test use three-phase four-wire grid-connected system; hence the peak voltage can be detected per phase respectively.
III. SIMULATION
Simulation was carried out to verify the proposed algorithm under unbalanced grid voltage condition. The sampling frequency is 10 kHz and parameters of the PI controller are as follows: K p =28.6, τ=2.2ms. All of simulation tests use the same PI controller parameters. The simulation results of single-phase with 220V/60Hz grid voltage, 30% sag generation and interruption by fault are shown in Fig. 8~Fig . 11. The aim of the simulation evaluates the new fast peak detector and checks the detection time in any phase angle. Furthermore, the proposed algorithm is also compared with conventional a method using d-q transformation. Fig. 8 shows the grid voltage in non-detecting angle around 180 0 when 30% sagged. Fig. 8(a) shows V ds that is from grid voltage and 90 0 phase lagged virtual waveform V qs generated by MAPF. When sagged V ds in 180 0 , at that time V qs sagged in 0 0 but V qs cannot be reflected by every voltage sag because of APF. Only V qs is reflected original waveform voltage sag value shown in Fig. 8(a) . Fig. 8(b) shows V de from synchronous d-q transformation waveform by DPLL that makes phase in grid and V qe is conventional method of peak voltage detector that shows the time delay for detecting the peak voltage is within 4ms; Fig. 8 Fig. 9 is the best detection phase at 90 0 by using conventional method that can detect V qe very fast but if using APF, the peak value is not detected quickly because of the inversed voltage value. Fig. 9(a) shows V ds and V qs , Fig. 9(b) shows V de and V qe and Fig. 9(c) is detected peak voltage V peak within 0.3ms. Fig. 10 shows the sag generation angle at around 135• with 30% sagged. In Fig. 10(a) , if APF is used, it causes a longer time delay because of inverse value. Because of using MAPF, Fig. 10(a) shows V qs without inverse voltage. Fig. 10(b) shows V de and V qe by using synchronous reference frame and Fig.  10(c) shows the detected peak voltage V peak. Fig 11 shows interruption at around 0 • when it is generated within 3 circles, where the comparison between the conventional and new detection method is shown. The conventional method show that with the bigger voltage dip magnitude, the longer detection time we can get. Fig 11(a) shows V ds and V qs during interruption, where V qs remains APF data. It means that the peak voltage is slowly down . Fig 11(b) shows the simulation results in case of conventional method, where V de has a deep sag and a long interruption transient time. Fig 11(c) shows the peak voltage detection within 0.5 ms The three-phase simulation results with 127V/60Hz and 30% sag in each phase angel by phase-to-phase fault are shown in Fig .12 . Because of using the V gain in (8) , there are spikes in the waveform as shown in Fig. 12 . This problem can be avoided by adopting some technical methods, such as simple average method, and the peak voltage can be detected without any spike.
IV. EXPERIMENTAL RESULTS
In order to confirm the simulation result, some experimental comparisons with the conventional method using APF in a synchronous reference frame have been carried out. Two power source types used to generate unbalanced grid voltage are described as follows:
Single-phase programmable AC power supply (model: ES2000S, NF in Japan) that generates voltage sag of 30% and interruption in 220V/60Hz during three-cycle as IEC 6100-4-11 voltage dip , short interruption. Three-phase programmable AC power supply (model: 61703, Chroma in Taiwan) that also generates voltage sag of 30 % in 90V/60Hz during three-cycle.
Experimental prototype uses a DSP TMS320F28335 as a core of control system board. The sampling time is 100[μs] and PI controller parameters are the same as in simulation. Sag and interruption are usually generated as ground or line to line fault Fig. 13 shows the grid voltage in non-detecting phase at around 180° when 30% sagged. Fig. 13(a) is grid voltage V grid , Fig. 13(b) is V de by using synchronous reference frame and phase tracking characteristic. Fig. 13(c) is the peak voltage V qe by using conventional method and Fig. 13(d) is the detected peak voltage V peak within 0.5ms, where the time delay is checked by curser function in oscilloscope. Even the V peak includes ripple from analog digital conversion (ADC), this ripple can be reduced by using a low pass filter or simple average method. In experimental implementation, both methods have been adopted and the latter is recommend to use because of a better detecting time Fig. 14(a) shows the fastest detection time with conventional method at around 45° when 30% voltage sag, Fig. 14(b) is V de by using synchronous reference frame. Fig. 14(c) is the detected peak voltage V qe by using conventional method within 4ms time delay and Fig. 14(d) is the detected peak voltage V peak by using new fast peak detector with 500μs time delays. As shown, the detection time of the proposed method is the same as that of the conventional method in the fastest case. Fig. 15(a) is the grid voltage V grid when using APF. As shown, the APF makes inverse value in around 115°. Fig. 15(b) is V de in synchronous reference frame. Fig. 15(c) is the peak voltage V qe by using conventional method and Fig.  15(d) is the detected peak voltage V peak by using new fast detector. The MAPF does not make any delay time for detecting the peak voltage as APF does. Fig. 16 shows the interruption of the single-phase grid voltage when generating interruption for 3 circles by ground fault at around 0°. Fig. 16(a) is grid voltage V grid . Fig. 16(b) is V de in synchronous reference frame. Fig. 16(c) is the peak voltage V qe by using conventional method. Fig. 16 (b) and (c) shows that by using the conventional method, the bigger magnitude of voltage dip, the longer detection time we can get. As shown, the detection time is about 5ms . Fig 16(d) shows the peak voltage detection with the new peak detector where the detection time is about 0.3 ms Fig. 17 shows the three-phase grid voltage with 30% sagged by ground fault on r-phase. Fig 17(a) is the r-phase V r of grid voltage with 30% sagged; Fig. 17(b) is the s-phase V s of grid voltage in normal state, Fig. 17(c) and (d) are the detected peak voltages V rpeak and V speak in r-phase and s-phase by using new fast peak detector, respectively. It can be said that the new peak detector can be applied into three-phase system with a short detection time (within 0.5 ms). Fig. 18 shows the comparative performance of sag detection times by using AFP and MAPF in both simulation and experiment with 30% sagged. First, APF uses conventional method with all-pass filter. Second, MAPF uses conventional method with modified all-pass filter. Third, NSIM is simulation by using the new fast peak detector with MAPF. Finally, NEXP is experimental test by using the new fast peak detector with MAPF. The conventional and proposed method can detect the peak voltage at any phase position, but the peak detection time using the convention method is slower than the proposed one. It means that the system can get the better performance and control response when applying the proposed method. Another advantage of new peak detector is able to detect peak voltage without any PLL performance effects. As shown in the experimental results, even the PLL causes some phase tracking delays in V de , the proposed peak detector can detect the sag/swell voltage perfectly.
V. CONCLUSION
In this paper, a new fast peak detector for single or threephase unsymmetrical voltage sags has been proposed. The proposed detector has been modified from a single-phase digital phase-locked loop based on a d-q transformation using an APF. The all pass filter generates a virtual phase with 90• phase delay but the virtual phase cannot reflect a sudden change of the grid voltage in the moment of voltage sag, which causes a resulted peak value to be significantly distorted and settle down slowly. Specially, a settling time of the peak value is too long when voltage sag occurs around zero crossing such as phase 0• and 180•. This paper has described operating principle of the APF problem and proposed a MAPF to mitigate the inherent APF problem. In addition, a new fast peak detector employing the MAPF has been proposed and the detector can calculate peak value within 0.5 msec even when voltage sag occurs around zero crossing. The proposed fast peak detector has been compared with the conventional detector using APF, and shows faster detection time in the whole range of phase. Furthermore, the proposed fast peak detector has been effectively applied to single-phase and unsymmetrical three-phase voltage sags. Simulation and experimental results have verified the advantages of the proposed detector and MAPF.
